Top: Science: Technology: Electronics: CAD: High Level Synthesis (2)

DescriptionHigh Level Synthesis (or Behavioural Synthesis) is automatic compilation (translation) from a description which is relatively easy to write and read to a representation that can be automatically implemented. The most common synthesis today compiles from a register transfer level language (RTL) to a netlist of existing design fragments (cells, gates, CLBs) in an ASIC/FPGA technology. High Level Synthesis is distinguished from RTL Synthesis by starting from a more abstract description, which takes less effort to write and is easier to read and understand. Thus the High Level Synthesis tool takes over more of the design work.

Research Papers (2)

Visit our sister sites:
mozilla.org
ChefMoz
MusicMoz
Open-Site
Wikipedia

Volunteer to edit this category.

Help build the largest human-edited directory on the web.

Submit a Site - Open Directory Project - Become an Editor

Last update: Apr 28, 2012 18:35:00. Phy.org is a private web site, powered by the Open Directory Project.